Introduction
Coupling interference from adjacent cells is one of the key issues in further scaling of floating-gate flash memories. Recently, charge-trap memories have been extensively studied in view of their immunity to the coupling interference. MANOS (Metal/Al 2 O 3 /SiN/SiO 2 /Si) stacked structure is a commonly used charge-trap memory owing to its wide memory window and good retention characteristics [1, 2] . In this stack, it is generally believed that SiN provides trap sites and Al 2 O 3 blocks charge transfer between SiN and gate electrode [1] . However, the stack without SiN layer also showed memory characteristics [3, 4] . By comparing memory characteristics of stacks with and without SiN trapping layer, we quantitatively confirmed for the first time that Al 2 O 3 provides most of the traps. We also investigated effects of annealing on the trap characteristics of Al 2 O 3 layer in detail. Moreover, we demonstrate a structure that simultaneously provides a sufficient amount of traps and good retention characteristics.
Experimental Thin SiO 2 films (tunnel oxides) were thermally grown on n-and p-types of Si substrate. SiN and Al 2 O 3 films were subsequently deposited by CVD on the SiO 2 . In some of the samples (MAOS: Metal/Al 2 O 3 /SiO 2 /Si sub.), SiN deposition was skipped [3] . TiN (10nm)/W (50nm) /TiN (10nm) of metal gate electrodes was formed. Several conditions of PGA (post-gate annealing) were applied in N 2 at 750 o C~ 1000 o C. MONOS (Metal/SiO 2 /SiN/SiO 2 /Si-sub.) stack was separately prepared as a reference. Block SiO 2 was formed by HTO-CVD in this stack. All of the samples were finished by forming gas annealing at 400 o C for 30min. Sample structures, annealing conditions, and abbreviations of the sample names are summarized in Table 1 .
C-V and I-V characteristics were measured for these capacitors before and after program (positive-biased) and erase (negative-biased) operations. The effect of light irradiation was also examined for n-substrate (pMOS) capacitor to confirm the effect of hole injection from substrate in negative-biased conditions.
Results and Discussion Fig.1 shows dependence of program/erase (P/E) bias on V FB shifts in MAOS and MANOS structures. Regardless of carrying out the PGA, almost the same amount of positive V FB shift was observed in MAOS as in MANOS, even though MAOS does not have special charge-trap layers such as SiN. This result indicates Al 2 O 3 layer provides most of the electron trap sites in two of these stacked structures [3, 4] . In the case of erase operation, negative V FB shifts were observed both in MANOS and MAOS with PGA, whereas it was not observed without PGA. This is probably due to trapping of holes injected from substrate in hole trap sites generated in Al 2 O 3 during PGA. Fig.2 shows an effect of light irradiation on erase characteristics of MANOS stacked pMOS capacitor with PGA. Negative V FB shift was observed only when erase operations were carried out with light irradiation, i.e. a sufficient number of holes were supplied from substrate. Positive V FB shifts due to reverse tunneling from gate electrodes were not observed in either case. Thus, we conclude that the negative V FB shifts under negative biased conditions are caused by trapping of holes injected from substrates. Then, to confirm where the hole trap sites were formed in the stacks, we compared the erase characteristics of MAOS, MANOS and MONOS for various PGA temperature. As shown in Fig.3 , the negative V FB shifts were observed when Al 2 O 3 films were inserted in the stacks (MAOS and MANOS). On the other hand, no negative V FB shifts were observed in MONOS. Moreover, negative V FB shifts increased as the annealing temperature increased. These results strongly suggest that the hole trap sites were not generated in SiN and SiO 2 , but generated in Al 2 O 3 or at Al 2 O 3 /SiO 2 interface during PGA.
Changes of physical properties of Al 2 O 3 by high-temperature annealing were also investigated. XRR, TEM and electron diffraction were carried out for various annealing conditions of Al 2 O 3 . As shown in Degradation of retention was also observed in high-temperature annealed samples, as shown in Fig.7 . This is thought to be another effect of generation of the trap sites. For further analysis of the effect of trap sites on the retention characteristics, we investigated the temperature dependence of leakage current (J g ). Strong temperature dependence on J g was observed in the sample annealed at 900 o C for 300s ( Fig.8(b) ), whereas only a slight dependence was observed in that annealed at 900 o C for 0.1s ( Fig.8(a) ). Fig. 9 shows activation energies (∆E a ), extracted from temperature dependence by using the relationship of ∆E a =-kTln(J g /J g 0 ), assuming PF emission. Four levels of ∆E a 's (0.12eV, 0.18eV, 0.21eV, and 0.25eV) were extracted in the case of 300s PGA. These defects, which formed electron leakage paths, were located at energy levels of 0.12~0.25eV below the bottom of conduction band of Al 2 O 3 . It should be noted that these defects closely related to the traps are essential for the memory characteristics themselves. In fact, there are some trade-off relationships between memory windows and retention characteristics as shown in Figures 6 and 7 .
Finally we demonstrated a method for suppressing degradation of retention on the basis of the above understanding. An amorphous layer was inserted between Al 2 O 3 and metal gate, as shown in Fig.10 . It simultaneously enables elimination of leakage paths through blocking oxide and keeping of almost the same amount of electron or hole traps. A 10nm-thick Si-rich AlSiO x was deposited as the amorphous layer. Fig.11 shows comparison of P/E window between MANOS and AlSiO x -inserted MANOS. There are no significant differences between the two stacks. Fig.12 o C PGA for 300s. There is no significant difference in P/E window between the two stacks. 
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